loading page

Fully Passive Noise-Shaping SAR ADC Realizing 2X Passive Gain Without Capacitor Stacking
  • Xingshuai Zou,
  • Jiaxin Liu,
  • Qiang Li
Xingshuai Zou
University of Electronic Science and Technology of China
Author Profile
Jiaxin Liu
University of Electronic Science and Technology of China

Corresponding Author:liujiaxin@uestc.edu.cn

Author Profile
Qiang Li
University of Electronic Science and Technology of China
Author Profile

Abstract

The fully passive noise shaping (NS) successive approximation register (SAR) analog-to-digital converters (ADCs) are simple, OTA-free and scaling friendly. Previous passive NS-SAR ADCs rely on the multi-path-input comparator or capacitors stacking to realize the passive gain for compensating the signal attenuation during passive integration. However, the former causes high comparator power consumption, and the latter suffers from additional signal attenuation due to the parasitics and is hard to extend to high-order systems. This work proposes a new fully passive NS-SAR technique, it can realize 2× gain with a simple structure, leading to the reduced comparator power and less parasitics. This technique is also easy to extend to high-order NS-SAR ADCs.
10 Feb 2023Submitted to Electronics Letters
12 Feb 2023Submission Checks Completed
12 Feb 2023Assigned to Editor
15 Feb 2023Reviewer(s) Assigned
17 Feb 2023Review(s) Completed, Editorial Evaluation Pending
27 Feb 2023Editorial Decision: Revise Minor
28 Feb 20231st Revision Received
01 Mar 2023Review(s) Completed, Editorial Evaluation Pending
01 Mar 2023Submission Checks Completed
01 Mar 2023Assigned to Editor
02 Mar 2023Editorial Decision: Accept