b
Fig.1 Proposed integration circuit
a During integration
b After integration