loading page

A Single-Inductor Multiple-Output DC-DC Converter with 2.8 V-5 V Battery Voltage Supply for SoC Application in 22 nm CMOS technology
  • +1
  • Chaowei Tang,
  • Yichen Zhang,
  • Yanqi Zheng,
  • Xian Tang
Chaowei Tang
Tsinghua Shenzhen International Graduate School
Author Profile
Yichen Zhang
Tsinghua Shenzhen International Graduate School
Author Profile
Yanqi Zheng
South China University of Technology School of Microelectronics
Author Profile
Xian Tang
Tsinghua Shenzhen International Graduate School

Corresponding Author:tang.xian@sz.tsinghua.edu.cn

Author Profile

Abstract

In advanced processes, Single-Inductor Multiple-Output (SIMO) DC-DC converters with battery voltage as input face serious overvoltage problems due to low MOSFET withstand voltage. To meet the needs of SIMO converter design in advanced processes, this paper first proposes a SIMO converter with an adaptive power supply buffer (APSB) and voltage-limiting techniques in 22 nm CMOS. The proposed APSB technology ensures that the driving voltage of the power stage remains unchanged under the changing power supply, solving the breakdown problem caused by low MOSFET withstand voltage and simplifying the circuit design of the power stage. The proposed voltage-limiting techniques avoid the overvoltage of the internal circuit by special voltage-limiting design for the VX2 node and output voltage during startup and steady state. The proposed SIMO is designed and validated under a 22 nm CMOS process. The input power supply range is 2.8 V-5 V, and the three output voltages are 0.8 V, 1.1 V, and 1.8 V, respectively. The maximum load for each output voltage is 250 mA. The SIMO system achieves a peak efficiency of 92.2% over the full load range.
10 Jul 2024Submitted to International Journal of Circuit Theory and Applications
12 Jul 2024Submission Checks Completed
12 Jul 2024Assigned to Editor
12 Jul 2024Review(s) Completed, Editorial Evaluation Pending
22 Jul 2024Reviewer(s) Assigned
15 Aug 2024Editorial Decision: Revise Major
21 Aug 20241st Revision Received
23 Aug 2024Submission Checks Completed
23 Aug 2024Assigned to Editor
23 Aug 2024Review(s) Completed, Editorial Evaluation Pending
03 Sep 2024Reviewer(s) Assigned
07 Nov 2024Editorial Decision: Accept
21 Nov 2024Published in International Journal of Circuit Theory and Applications. http://doi.org/10.1002/cta.4374